

Cat-D  
EE-9/2/2021-R&D-E  
Government of India  
Ministry of Electronics & Information Technology  
R&D in Electronics Group  
(Microelectronics Development Division)

Dated: 19.05.2023

**ADMINISTRATIVE APPROVAL**

**Subject: Administrative Approval in respect of the project entitled “Design and Development of System-on-Chip for Single-Lead Wearable Electrocardiogram (ECG) for Medical Devices” to be implemented by C-DAC Mohali, National Institute of Technical Teachers Training and Research (NITTTR) Chandigarh, University Institute of Engineering and Technology (UIET), Panjab University, Chandigarh and Sant Longowal Institute of Engineering & Technology (SLIET), Longowal under Chips to Startup (C2S) Programme.**

I am directed to refer to Administrative Approval dated 18.05.2023 for the implementation of Programme “Chips to Startup (C2S) and to convey now the approval of the Competent Authority to the implementation of the above-mentioned project at a total estimated cost of Rs. 363.32 Lakh (Rupees Three Crore Sixty Three Lakh Thirty Two Thousand only) as grant-in-aid from Ministry of Electronics and Information Technology. The duration of the project is 3 Years 6 Months. The details of the project are given in the enclosed **Annexure-I**.

2. This issues with the approval of Secretary, MeitY vide computer No. 3080449 dated 03.05.2023 and concurrence of JS&FA, Ministry of Electronics & Information Technology vide computer No. 3080449 dated 03.05.2023.

*Meenakshi*  
19/5/2023  
(Meenakshi Kumar)

Under Secretary to Govt. of India

1. The Pay & Accounts Office (PAO), MeitY
2. Office of the Principal Director of Audit, Finance & Communications, Civil Lines, Near Old Secretariat, Shamnath Marg, New Delhi -110 054.
3. Prof. Balwinder Singh, Chief Investigator, CDAC, Mohali, A-34, Phase-8, Industrial Area, Sector 73, Sahibzada Ajit Singh Nagar, Punjab -160071
4. Prof. Sandeep Singh Gill, Chief Investigator, Dept. of ECE, National Institute of Technical Teachers Training and Research, Sector-26, Chandigarh-160019
5. Prof. Arvind Kumar, Chief Investigator, ECE Dept., UIET Block-II, Panjab University, Chandigarh- 160036
6. Prof. Jagpal Singh Ubhi, Chief Investigator, Dept. of ECE, Sant Longowal Institute of Engineering and Technology (SLIET), Longowal, Punjab- 148106
7. DG(NIELIT)/CFO(NIELIT)
8. GC(SV)/GC(AKP)/Sci. 'E'(NG)/Sci. 'D'(HG)/DS(DKS), MeitY
9. Finance Division/HRD/D&D Section, MetitY
10. Master Sanction file.

1	<b>Name of the Project</b>	Design and Development of System-on-Chip for Single-Lead Wearable Electrocardiogram (ECG) for Medical Devices
2	<b>Objective &amp; Deliverables</b>	<p><b>Objectives:</b></p> <ul style="list-style-type: none"> <li>• To design a high input impedance(<math>M\Omega</math>) Instrumentation Amplifier for the signal amplifications with low frequency and noise rejection for ECG.</li> <li>• Design and Development of a series of filters i.e., LPF, HPF and Notch filters for frequencies of design interest.</li> <li>• Design of 10-bit Analog to Digital Converter (ADC) for providing digital input to the microcontrollers for wireless communication.</li> <li>• Design and Implementation of Power efficient CMOS Low Dropout (LDO)/DC-to-DC Converter Voltage Regulator for ECG module.</li> <li>• Integrations &amp; Timing closure of ECG modules (Instrumentation amplifiers, filters, ADC, and power supply unit).</li> <li>• Validation, Physical Simulation Signoff, and tape-out of the final ECG SoC module.</li> <li>• Testing/Clinical Trials/Validation of the ECG-SoC and final product delivery/ToT for commercialization.</li> </ul> <p><b>Deliverables:</b></p> <ul style="list-style-type: none"> <li>• High input impedance (<math>M\Omega</math>) Instrumentation Amplifier IP Core</li> <li>• Low Pass, High Pass, and Notch filter IP Cores</li> <li>• 10-bit Analog to Digital Converter (ADC) IP Core</li> <li>• CMOS Low Dropout (LDO) Voltage Regulator or DC-to-DC Converter IP Core</li> <li>• Wearable ECG SoC</li> <li>• Skilled manpower development</li> <li>• FDP/Workshop/Conference</li> <li>• Patent/Publications</li> <li>• Full ecosystem knowledge generation for ECG SOC development</li> <li>• Circuit Schematics/Simulation models</li> <li>• Layout/GDSII generation of ECG analog IP cores</li> <li>• Design/Simulation/implementation documentation</li> </ul>
3	<b>Year wise Milestones</b>	Annexure A
4	<b>Name of Implementing Agencies and Legal Status</b>	<b>Lead Agency:</b> C-DAC Mohali (one of the centre of Autonomous body under MeitY)

*Meenakshi*



**Collaborating Agencies:**

1. National Institute of Technical Teachers Training and Research (NITTTR) Chandigarh (Government Institute,
2. University Institute of Engineering and Technology (UIET), Panjab University, Chandigarh (Government Institute)
3. Sant Longowal Institute of Engineering & Technology (SLIET), Longowal (Government Institute [Deemed-to-be-University], Under Ministry of Education)

**5. Total Project Duration** 3 Years and 6 Months

Expected date of commencement: Date of 1st release of GIA

Expected date of completion: 3 years and 6 months from the date of 1st release of GIA or date of completion of C2S Programme (i.e. 10.02.2027), whichever is earlier

**6. Total Project Outlay (GEN Budget Head): Rs. 363.32 Lakh**

**A. Cumulative Budget Outlay of the Project (Year wise):**

Budget Head	Year Wise Budget Requirement (Rs. In Lakhs)				
	1 <sup>st</sup> Year	2 <sup>nd</sup> Year	3 <sup>rd</sup> Year	4 <sup>th</sup> Year	Total
Capital Equipment	36.00	8.00	5.00	0.00	49.00
Consumable Stores	9.50	9.50	8.00	8.00	35.00
Duty on Import	0.00	0.00	0.00	0.00	0.00
Manpower	55.08	55.08	59.52	29.76	199.44
Travel & Training	6.50	6.80	12.00	11.00	36.30
Contingencies	9.50	9.50	11.00	10.50	40.50
Overheads, if any	0.79	0.80	0.91	0.58	3.08
<b>Grand Total</b>	<b>117.37</b>	<b>89.68</b>	<b>96.43</b>	<b>59.84</b>	<b>363.32</b>

**B. Agency wise Budget Outlay (Year Wise):**

**1. C-DAC Mohali Budget Outlay**

Budget Head	Year Wise Budget Requirement (Rs. In Lakhs)				
	1 <sup>st</sup> Year	2 <sup>nd</sup> Year	3 <sup>rd</sup> Year	4 <sup>th</sup> Year	Total
Capital Equipment	18.00	2.00	2.00	0.00	22.00
Consumable Stores	2.00	2.00	2.00	2.00	8.00
Duty on Import	0.00	0.00	0.00	0.00	0.00
Manpower	10.44	10.44	14.88	7.44	43.20
Travel & Training	2.00	2.30	3.00	2.00	9.30
Contingencies	2.00	2.00	2.00	1.50	7.50
Overheads, if any	0.16	0.17	0.22	0.13	0.68
<b>Grand Total</b>	<b>34.60</b>	<b>18.91</b>	<b>24.10</b>	<b>13.07</b>	<b>90.68</b>

*Heeralal*

## 2. NITTR Chandigarh Budget Outlay

Budget Head	Year Wise Budget Requirement (Rs. In Lakhs)				
	1 <sup>st</sup> Year	2 <sup>nd</sup> Year	3 <sup>rd</sup> Year	4 <sup>th</sup> Year	Total
Capital Equipment	6.00	2.00	1.00	0.00	9.00
Consumable Stores	2.50	2.50	2.00	2.00	9.00
Duty on Import	0.00	0.00	0.00	0.00	0.00
Manpower	14.88	14.88	14.88	7.44	52.08
Travel & Training	1.50	1.50	3.00	3.00	9.00
Contingencies	2.50	2.50	3.00	3.00	11.00
Overheads, if any	0.21	0.21	0.23	0.15	0.80
<b>Grand Total</b>	<b>27.59</b>	<b>23.59</b>	<b>24.11</b>	<b>15.59</b>	<b>90.88</b>

## 3. UIET, Chandigarh Budget Outlay

Budget Head	Year Wise Budget Requirement (Rs. In Lakhs)				
	1 <sup>st</sup> Year	2 <sup>nd</sup> Year	3 <sup>rd</sup> Year	4 <sup>th</sup> Year	Total
Capital Equipment	6.00	2.00	1.00	0.00	9.00
Consumable Stores	2.50	2.50	2.00	2.00	9.00
Duty on Import	0.00	0.00	0.00	0.00	0.00
Manpower	14.88	14.88	14.88	7.44	52.08
Travel & Training	1.50	1.50	3.00	3.00	9.00
Contingencies	2.50	2.50	3.00	3.00	11.00
Overheads, if any	0.21	0.21	0.23	0.15	0.80
<b>Grand Total</b>	<b>27.59</b>	<b>23.59</b>	<b>24.11</b>	<b>15.59</b>	<b>90.88</b>

## 4. SLIET, Longowal Budget Outlay

Budget Head	Year Wise Budget Requirement (Rs. In Lakhs)				Total
	1 <sup>st</sup> Year	2 <sup>nd</sup> Year	3 <sup>rd</sup> Year	4 <sup>th</sup> Year	
Capital Equipment	6.00	2.00	1.00	0.00	9.00
Consumable Stores	2.50	2.50	2.00	2.00	9.00
Duty on Import	0.00	0.00	0.00	0.00	0.00
Manpower	14.88	14.88	14.88	7.44	52.08
Travel & Training	1.50	1.50	3.00	3.00	9.00
Contingencies	2.50	2.50	3.00	3.00	11.00
Overheads, if any	0.21	0.21	0.23	0.15	0.80
<b>Grand Total</b>	<b>27.59</b>	<b>23.59</b>	<b>24.11</b>	<b>15.59</b>	<b>90.88</b>

Meenakshi

7. **Implementation Modalities** : CDAC Mohali as Lead Agency is responsible for overall implementation of the Project.

8. **Mode and extent of funding** : **As indicated below:**

(i) Budgetary Support

(a) Grants-in-aid from MeitY : Rs. 363.32 Lakh  
(b) Loan : NIL

(ii) Internal generation : NIL

(iii) External Agency, if any : NIL

9. **Stages of release**

Release No.	Pre-condition/ Stages	Documentation to be supplied by Implementation Agency	Amount to be released
<b>1<sup>st</sup> release</b>	Initiation of the project	Acceptance of Terms and Conditions governing Grants-in-aid.	Rs. 34.60 Lakh (CDAC Mohali)
			Rs. 27.59 Lakh (NITTTR)
			Rs. 27.59 Lakh (UIET)
			Rs. 27.59 Lakh (SLIET)
<b>2<sup>nd</sup> and subsequent releases</b>	Recommendations of the PRSG & satisfactory progress report of the project	a) Submission of Utilization Certificate of the previous release.	Rs. 56.08 Lakh (CDAC Mohali)
		b) Technical & Financial Progress Report.	Rs. 63.29 Lakh (NITTTR)
		c) Audited Statement of Accounts (at the time of Project Closure).	Rs. 63.29 Lakh (UIET)
			Rs. 63.29 Lakh (SLIET)
		<b>Total</b>	<b>Rs. 363.32 Lakh</b>



(Meenakshi Kumar)

Under Secretary to Govt. of India



## Year-wise deliverables/Outcomes with specific intermediate milestones

Year	Quarterly Milestones	Timelines	Outcomes	Responsible Institutions
1 <sup>st</sup>	Literature survey	1 <sup>st</sup> Quarter	Literature study report. Specifications. Functionality verification. Post layout netlist with parasitics for accurate prediction of functionality	C-DAC, Mohali (Nodal Centre)
	Finalize Specification	2 <sup>nd</sup> Quarter		
	Designing of CMOS analog low pass filter	3 <sup>rd</sup> Quarter		
	Start designing 5 <sup>th</sup> ordered RC coupled filter	4 <sup>th</sup> Quarter		
2 <sup>nd</sup>	Finalize 5 <sup>th</sup> ordered RC coupled filter design	1 <sup>st</sup> Quarter	Pre Versus post-layout result validations of low pass filter. Functionality verification of analog RC coupled 5th order low pass filter. Layout of proposed analog RC coupled 5th order low pass filter. Extraction for average power, leakage currents, energy consumption, and RC parasitics	C-DAC Mohali (Nodal Centre)
	Start designing CMOS analog high pass filter design	2 <sup>nd</sup> Quarter		
	Finalize CMOS analog high pass filter design	3 <sup>rd</sup> Quarter		
	Starting the CMOS analog Notch/Bandpass filter design	4 <sup>th</sup> Quarter		
3 <sup>rd</sup>	Finalize CMOS analog Notch/Bandpass filter design and unity gain buffer design	1 <sup>st</sup> Quarter	Verification of functionality of high pass filter and CMOS analog Notch/Band-pass filter, Post-layout verification of high pass filter and CMOS analog Notch/Band-pass filter. Parameter extraction for average power, leakage currents, energy consumption.	C-DAC Mohali (Nodal Centre) C-DAC Mohali (Nodal Centre)
	DRC check and layout generation and Post Layout Simulations	2 <sup>nd</sup> Quarter		
	Optimization for low power and compactness	3 <sup>rd</sup> Quarter		
	High accuracies of the designed filters	4 <sup>th</sup> Quarter		
4 <sup>th</sup>	Working and Generate of GDSII files, Unity gain buffer attachment, Redesigning/optimization	1 <sup>st</sup> Quarter	Verification of functionality of CMOS unity gain buffer. Pre Versus post-layout result validations of unity gain buffer. Integration & testing of designed filters in ECG SoC. Redesign/re-layout, GDSII & Documentation	C-DAC Mohali (Nodal Centre)
	Create data sheets, manuals and Reports, paper	2 <sup>nd</sup> Quarter		

Year	Quarterly Milestones	Timelines	Outcomes	Responsible Institutions
1 <sup>st</sup>	Detailed literature review	1 <sup>st</sup> Quarter	Simulated results and verification of functionality of existing structure of Instrumentation Amplifiers. Post layout verification of Existing structure with post layout netlist.	NITTTR, Chandigarh (Participating Institute)
	Study and Design of latest existing structure of Instrumentation Amplifiers at 180nm	2 <sup>nd</sup> Quarter		
	Simulation and physical design of existing structure of Instrumentation Amplifiers at 180nm	3 <sup>rd</sup> Quarter		

	Selection of performance parameters and specifications	4 <sup>th</sup> Quarter		
2 <sup>nd</sup>	Design differential difference amplifier (DDA) using CMOS technology.	1 <sup>st</sup> Quarter	Bench mark data for comparison. Verification of functionality of DDA Instrumentation Amplifiers. Design of layout of low power Instrumentation Amplifiers structure. Parameter extraction for DDA Instrumentation Amplifiers.	NITTTR, Chandigarh (Participating Institute)
	Simulation and physical design of existing structure of Instrumentation Amplifiers.	2 <sup>nd</sup> Quarter		
	Design verification of Instrumentation Amplifiers for post layout design	3 <sup>rd</sup> Quarter		
	Analysis and comparison of extracted data.	4 <sup>th</sup> Quarter		
3 <sup>rd</sup>	Modification of circuit to meet the specifications.	1 <sup>st</sup> Quarter	Verification of functionality of DDA Instrumentation Amplifiers. Parameter extraction for Low Power, high gain and CMMR for modified design of amplifier.	NITTTR, Chandigarh (Participating Institute)
	Verification of modified Instrumentation Amplifiers for pre and post layout design	2 <sup>nd</sup> Quarter		
	Design check for final DDA Instrumentation Amplifiers.	3 <sup>rd</sup> Quarter		
	Design simulation and analysis	4 <sup>th</sup> Quarter		
4 <sup>th</sup>	Comparison and validation of the circuit	1 <sup>st</sup> Quarter	Data based on analysis of results.	NITTTR, Chandigarh (Participating Institute)
	Testing of DDA Instrumentation Amplifiers circuit with external SOC and Analysis of testing data for validation	2 <sup>nd</sup> Quarter	Data sheet preparation of DDA Instrumentation Amplifiers. Generation of testing data. GDSII.	

Year	Quarterly Milestones	Timelines	Outcomes	Responsible Institutions
1 <sup>st</sup>	Literature survey	1 <sup>st</sup> Quarter	Verification of functionality of existing structure of ADC. Post layout verification of Existing structure with post layout netlist.	UIET, Chandigarh (Participating Institute)
	Finalize Specification	2 <sup>nd</sup> Quarter		
	Design of latest existing structure of ADC at 180nm	3 <sup>rd</sup> Quarter		
	Physical design of existing structure of ADC at 180nm	4 <sup>th</sup> Quarter		
2 <sup>nd</sup>	Preparing the bench-mark data for power dissipation, energy consumption, leakage power dissipation, silicon area etc	1 <sup>st</sup> Quarter	Bench mark data for comparison, Verification of functionality of low power ADC. Layout of low power ADC structure. Parameter extraction for power, SNR, leakage, energy consumption.	UIET, Chandigarh (Participating Institute)
	Design of proposed low power 10-bit ADC at 180nm technology	2 <sup>nd</sup> Quarter		
	Physical design of existing structure of ADC at 180nm	3 <sup>rd</sup> Quarter		
	Verification of ADC for post layout design (DRC, LVS, RCX)	4 <sup>th</sup> Quarter		
3 <sup>rd</sup>	Analysis and comparison of extracted data.	1 <sup>st</sup> Quarter	Verification of functionality of low power ADC.	UIET, Chandigarh



	Modification of circuit to meet the specifications.	2 <sup>nd</sup> Quarter	Verification of functionality of low power ADC. Parameter extraction for power, SNR, leakage, energy consumption. For modified design of ADC. Layout with ERC check.	(Participating Institute)
	Verification of modified ADC for pre and post layout design.	3 <sup>rd</sup> Quarter		
	ERC check for final ADC circuit.	4 <sup>th</sup> Quarter		
4 <sup>th</sup>	Monte carlo analysis and Validation of the circuit	1 <sup>st</sup> Quarter	Graphical analysis of Monte Carlo data. Preparation of final data sheet of the low-power 10-bit ADC. Generation of testing data. GDSII	UIET, Chandigarh (Participating Institute)
	Testing of ADC circuit with external SOC and Analysis of testing data for validation.	2 <sup>nd</sup> Quarter		

Year	Quarterly Milestones	Timelines	Outcomes	Responsible Institutions
1 <sup>st</sup>	Detailed literature review	1 <sup>st</sup> Quarter	Verification of functionality of existing structure of ADC. Post layout verification of Existing structure with post layout netlist. Bench mark data for comparison.	SLIET, Longowa (Participating Institute)
	Design of latest existing structure of ADC at 180nm	2 <sup>nd</sup> Quarter		
	Physical design of existing structure of ADC at 180nm	3 <sup>rd</sup> Quarter		
	Preparing the bench-mark data for power dissipation, energy consumption, leakage power dissipation, silicon area etc.	4 <sup>th</sup> Quarter		
2 <sup>nd</sup>	Design of proposed low power 10-bit ADC at 180nm technology.	1 <sup>st</sup> Quarter	Verification of functionality of low power ADC. Layout of low power ADC structure. Parameter extraction for power, SNR, leakage, energy consumption.	SLIET, Longowa (Participating Institute)
	Physical design of existing structure of ADC at 180nm.	2 <sup>nd</sup> Quarter		
	Verification of ADC for post layout design (DRC, LVS, RCX)	3 <sup>rd</sup> Quarter		
	Analysis and comparison of extracted data.	4 <sup>th</sup> Quarter		
3 <sup>rd</sup>	Modification of circuit to meet the specifications.	1 <sup>st</sup> Quarter	Verification of functionality of low power ADC. Parameter extraction for power, SNR, leakage, energy consumption. For modified design of ADC. Layout with ERC check and Graphical analysis of Monte Carlo data.	SLIET, Longowa (Participating Institute) <sup>*</sup>
	Verification of modified ADC for pre and post layout design	2 <sup>nd</sup> Quarter		
	ERC check for final ADC circuit	3 <sup>rd</sup> Quarter		
	Monte carlo analysis	4 <sup>th</sup> Quarter		
4 <sup>th</sup>	Validation of the circuit	1 <sup>st</sup> Quarter	Preparation of final data sheet of the low-power 10-bit ADC. Generation of testing data. GDSII.	SLIET, Longowa (Participating Institute)
	Testing of ADC circuit with external SOC and Analysis of testing data for validation.	2 <sup>nd</sup> Quarter		



भारत सरकार  
Government of India  
इलेक्ट्रॉनिकी और सूचना प्रौद्योगिकी मंत्रालय  
Ministry of Electronics & Information Technology  
इलेक्ट्रॉनिक्स निकेतन, 6, सी जी ओ कॉम्प्लेक्स, नई दिल्ली-110003  
Electronics Niketan, 6, C G O Complex, New Delhi-110003  
Website: www.meity.gov.in

संख्या EE-9/2/2021-R&D-E  
No.....

दिनांक 26/05/2023  
Date.....

**Subjects:** Project entitled "Design and Development of System-on-Chip for Single-Lead Wearable Electrocardiogram (ECG) for Medical Devices" being implemented by by C-DAC Mohali, National Institute of Technical Teachers Training and Research (NITTTR) Chandigarh, University Institute of Engineering and Technology (UIET), Panjab University, Chandigarh and Sant Longowal Institute of Engineering & Technology (SLIET), Longowal under Chips to Startup (C2S) Programme.

This is certified that Prof. Surinder Singh, ECE Department, Sant Longowal Institute of Engineering & Technology, Longowal, Sangrur, Punjab is Co-Chief Investigator of project entitled "Design and Development of System-on-Chip for Single-Lead Wearable Electrocardiogram (ECG) for Medical Devices" under the Category-II of Chips to Startup (C2S) Programme with project at a total estimated cost of Rs. 363.32 Lakhs for the period of 3 Years and 6 months. The monitoring and review of the Project will be carried out by MeitY as per administrative approval issued for the project on 19<sup>th</sup> May 2023.

*Hemlata Gupta*

Hemlata Gupta,

Scientist 'D'

Microelectronics Development Division

R&D in Electronics Group

Ministry of Electronics & Information Technology,

Electronics Niketan, 6 CGO Complex, New Delhi-110003

Tel: 011-24301355(O)

**To:** Prof. Surinder Singh, Co-Chief Investigator, Dept. of ECE, Sant Longowal Institute of Engineering and Technology (SLIET), Longowal, Punjab- 148106

**CC:** Prof. Jagpal Singh Ubhi, Chief Investigator, Dept. of ECE, Sant Longowal Institute of Engineering and Technology (SLIET), Longowal, Punjab- 148106