interior Cat-D

EE-9/2/2021-R&D-E Government of India Ministry of Electronics & Information Technology **R&D** in Electronics Group (Microelectronics Development Division)

Dated: 19.05.2023

ADMINISTRATIVE APPROVAL

Subject: Administrative Approval in respect of the project entitled "Design and Development of System-on-Chip for Single-Lead Wearable Electrocardiogram (ECG) for Medical Devices" to be implemented by C-DAC Mohali, National Institute of Technical Teachers Training and Research (NITTTR) Chandigarh, University Institute of Engineering and Technology (UIET), Panjab University, Chandigarh and Sant Longowal Institute of Engineering & Technology (SLIET), Longowal under Chips to Startup (C2S) Programme.

I am directed to refer to Administrative Approval dated 18.05.2023 for the implementation of Programme "Chips to Startup (C2S) and to convey now the approval of the Competent Authority to the implementation of the above-mentioned project at a total estimated cost of Rs. 363.32 Lakh (Rupees Three Crore Sixty Three Lakh Thirty Two Thousand only) as grant-in-aid from Ministry of Electronics and Information Technology. The duration of the project is 3 Years 6 Months. The details of the project are given in the enclosed Annexure-I.

This issues with the approval of Secretary, MeitY vide computer No. 3080449 dated 2. 03.05.2023 and concurrence of JS&FA, Ministry of Electronics & Information Technology vide computer No. 3080449 dated 03.05.2023.

> Meenal ly 15/2023 (Meenakshi Kumar)

Under Secretary to Govt. of India

- 1. The Pay & Accounts Office (PAO), MeitY
- 2. Office of the Principal Director of Audit, Finance & Communications, Civil Lines, Near Old Secretariat, Shamnath Marg, New Delhi -110 054.
- 3. Prof. Balwinder Singh, Chief Investigator, CDAC, Mohali, A-34, Phase-8, Industrial Area, Sector 73, Sahibzada Ajit Singh Nagar, Punjab -160071
- 4. Prof. Sandeep Singh Gill, Chief Investigator, Dept. of ECE, National Institute of Technical Teachers Training and Research, Sector-26, Chandigarh-160019
- 5. Prof. Arvind Kumar, Chief Investigator, ECE Dept., UIET Block-II, Panjab University, Chandigarh- 160036
- 6. Prof. Jagpal Singh Ubhi, Chief Investigator, Dept. of ECE, Sant Longowal Institute of Engineering and Technology (SLIET), Longowal, Punjab- 148106
- 7. DG(NIELIT)/CFO(NIELIT)
- 8. GC(SV)/GC(AKP)/Sci. 'E'(NG)/Sci. 'D'(HG)/DS(DKS), MeitY
- 9. Finance Division/HRD/D&D Section, MetitY
- 10. Master Sanction file.

1 Name of the Project Design and Development of System-on-Chip for Single-Lead Wearable Electrocardiogram (ECG) for Medical Devices

2 Objective & Deliverables

Objectives:

- To design a high input impedance(M Ω) Instrumentation Amplifier for the signal amplifications with low frequency and noise rejection for ECG.
- Design and Development of a series of filters i.e., LPF, HPF and Notch filters for frequencies of design interest.
- Design of 10-bit Analog to Digital Converter (ADC) for providing digital input to the microcontrollers for wireless communication.
- Design and Implementation of Power efficient CMOS Low Dropout (LDO)/DC-to-DC Converter Voltage Regulator for ECG module.
- & Timing closure of ECG modules Integrations (Instrumentation amplifiers, filters, ADC, and power supply unit).
- Validation, Physical Simulation Signoff, and tape-out of the final ECG SoC module.
- Testing/Clinical Trials/Validation of the ECG-SoC and final product delivery/ToT for commercialization.

Deliverables:

- High input impedance (M Ω) Instrumentation Amplifier IP Core
- · Low Pass, High Pass, and Notch filter IP Cores
- 10-bit Analog to Digital Converter (ADC) IP Core
- CMOS Low Dropout (LDO) Voltage Regulator or DC-to-DC Converter IP Core
- Wearable ECG SoC
- Skilled manpower development
- FDP/Workshop/Conference
- Patent/Publications
- Full ecosystem knowledge generation for ECG SOC development
- Circuit Schematics/Simulation models
- Layout/GDSII generation of ECG analog IP cores
- Design/Simulation/implementation documentation
- 3 Year wise Milestones

Annexure A

4 Agencies and Status

Name of Implementing Lead Agency: C-DAC Mohali (one of the centre of Autonomous Heevaluly Legal body under MeitY)

Collaborating Agencies:

- 1. National Institute of Technical Teachers Training and Research (NITTTR) Chandigarh (Government Institute,
- 2. University Institute of Engineering and Technology (UIET), Panjab University, Chandigarh (Government Institute)
- 3. Sant Longowal Institute of Engineering & Technology (SLIET), Longowal (Government Institute [Deemed-to-be-University], Under Ministry of Education)

5. Total Project Duration

3 Years and 6 Months

Expected date of commencement: Date of 1st release of GIA

Expected date of completion: 3 years and 6 months from the date of 1st release of GIA or date of completion of C2S Programme (i.e. 10.02.2027), whichever is earlier

6. Total Project Outlay (GEN Budget Head): Rs. 363.32 Lakh

A. Cumulative Budget Outlay of the Project (Year wise):

Deadoct	Year Wise Budget Requirement (Rs. In Lakhs)					
Budget Head	1st Year	2 nd Year	3 rd Year	4th Year	Total	
Capital Equipment	36.00	8.00	5.00	0.00	49.00	
Consumable Stores	9.50	9.50	8.00	8.00	35.00	
Duty on Import	0.00	0.00	0.00	0.00	0.00	
Manpower	55.08	55.08	59.52	29.76	199.44	
Travel & Training	6.50	6.80	12.00	11.00	36.30	
Contingencies	9.50	9.50	11.00	10.50	40.50	
Overheads, if any	0.79	0.80	0.91	0.58	3.08	
Grand Total	117.37	89.68	96.43	59.84	363.32	

B. Agency wise Budget Outlay (Year Wise):

1. C-DAC Mohali Budget Outlay

	Year Wise Budget Requirement (Rs. In Lakhs)						
Budget Head	1st Year	2 nd Year	3 rd Year	4th Year	Total		
Capital Equipment	18.00	2.00	2.00	0.00	22.00		
Consumable Stores	2.00	2.00	2.00	2.00	8.00		
Duty on Import	0.00	0.00	0.00	0.00	0.00		
Manpower	10.44	10.44	14.88	7.44	43.20		
Travel & Training	2.00	2.30	3.00	2.00	9.30		
Contingencies	2.00	2.00	2.00	1.50	7.50		
Overheads, if any	0.16	0.17	0.22	0.13	0.68		
Grand Total	34.60	18.91	24.10	13.07	90.68		

Heuraluhy'

2. NITTR Chandigarh Budget Outlay

D 1 1	Year Wise Budget Requirement (Rs. In Lakhs)					
Budget Head	1st Year	2 nd Year	3rd Year	4th Year	Total	
Capital Equipment	6.00	2.00	1.00	0.00	9.00	
Consumable Stores	2.50	2.50	2.00	2.00	9.00	
Duty on Import	0.00	0.00	0.00	0.00	0.00	
Manpower	14.88	14.88	14.88	7.44	52.08	
Travel & Training	1.50	1.50	3.00	3.00	9.00	
Contingencies	2.50	2.50	3.00	3.00	11.00	
Overheads, if any	0.21	0.21	0.23	0.15	0.80	
Grand Total	27.59	23.59	24.11	15.59	90.88	

3. UIET, Chandigarh Budget Outlay

Budget Head	Year Wise Budget Requirement (Rs. In Lakhs)					
	1st Year	2 nd Year	3rd Year	4th Year	Total	
Capital Equipment	6.00	2.00	1.00	0.00	9.00	
Consumable Stores	2.50	2.50	2.00	2.00	9.00	
Duty on Import	0.00	0.00	0.00	0.00	0.00	
Manpower	14.88	14.88	14.88	7.44	52.08	
Travel & Training	1.50	1.50	3.00	3.00	9.00	
Contingencies	2.50	2.50	3.00	3.00	11.00	
Overheads, if any	0.21	0.21	0.23	0.15	0.80	
Grand Total	27.59	23.59	24.11	15.59	90.88	

4. SLIET, Longowal Budget Outlay

Budget Head	Year W				
Duuget Henu	1st Year	2 nd Year	3rd Year	4th Year	Total
Capital Equipment	6.00	2.00	1.00	0.00	9.00
Consumable Stores	2.50	2.50	2.00	2.00	9.00
Duty on Import	0.00	0.00	0.00	0.00	0.00
Manpower	14.88	14.88	14.88	7.44	52.08
Travel & Training	1.50	1.50	3.00	3.00	9.00
Contingencies	2.50	2.50	3.00	3.00	11.00
Overheads, if any	0.21	0.21	0.23	0.15	0.80
Grand Total	27.59	23.59	24.11	15.59	90.88

Meenalulu'

7. Implementation Modalities

CDAC Mohali as Lead Agency is responsible for

overall implementation of the Project.

8. Mode and extent of funding

As indicated below:

(i) Budgetary Support

(a) Grants-in-aid from MeitY

Rs. 363.32 Lakh

(b) Loan

NIL

(ii) Internal generation

NIL

:

(iii) External Agency, if any

NIL

9. Stages of release

Release No.	Pre-condition/ Stages	Documentation to be supplied by Implementation Agency	Amount to be released
1 st release	Initiation of the project	Acceptance of Terms and Conditions governing Grants-in-aid.	Rs. 34.60 Lakh (CDAC Mohali) Rs. 27.59 Lakh (NITTTR) Rs. 27.59 Lakh (UIET) Rs. 27.59 Lakh (SLIET)
2 nd and subsequent releases	Recommendations of the PRSG & satisfactory progress report of the project	 a) Submission of Utilization Certificate of the previous release. b) Technical & Financial Progress Report. c) Audited Statement of Accounts (at the time of Project Closure). 	Rs. 56.08 Lakh (CDAC Mohali) Rs. 63.29 Lakh (NITTTR) Rs. 63.29 Lakh (UIET) Rs. 63.29 Lakh (SLIET)
		Total	Rs. 363.32 Lakh

(Meenakshi Kumar)

Under Secretary to Govt. of India

Year-wise deliverables/Outcomes with specific intermediate milestones

Year	Quarterly Milestones	Timelines	Outcomes	Responsible Institutions
	Literature survey	1st Quarter	Literature study report. Specifications.	C-DAC, Mohali (Nodal Centre)
	Finalize Specification	2 nd Quarter	Functionality verification.	(Nodai Centre)
1 st	Designing of CMOS analog low pass filter	3 rd Quarter	Post layout netlist with parasitics for accurate prediction of functionality	
	Start designing 5 th ordered RC coupled filter	4 th Quarter	,	
	Finalize 5 th ordered RC coupled filter design	1 st Quarter	Pre Versus post-layout result validations of low pass filter.	C-DAC Mohali (Nodal Centre)
2 nd	Start designing CMOS analog high pass filter design	2 nd Quarter	Functionality verification of analog RC coupled 5th order low pass filter.	
2	Finalize CMOS analog high pass filter design	3 rd Quarter	Layout of proposed analog RC coupled 5th order low pass filter Extraction for average power,	
	Starting the CMOS analog Notch/Bandpass filter design	4 th Quarter	leakage currents, energy consumption, and RC parasitics	
	Finalize CMOS analog Notch/Bandpass filter design and unity gain buffer design	1 st Quarter	Verification of functionality of high pass filter and CMOS analog Notch/Band-pass filter,	C-DAC Mohali (Nodal Centre) C-DAC Mohali
3 rd	DRC check and layout generation and Post Layout Simulations	2 nd Quarter	Post-layout verification of high pass filter and CMOS analog Notch/Band-pass filter.	(Nodal Centre)
	Optimization for low power and compactness	3 rd Quarter	Parameter extraction for average power, leakage currents, energy consumption.	
	High accuracies of the designed filters	4 th Quarter	consumption.	
	Working and Generate of GDSII files, Unity gain buffer attachment, Redesigning/optimization	1 st Quarter	Verification of functionality of CMOS unity gain buffer. Pre Versus post-layout result	C-DAC Mohali (Nodal Centre)
4 th	Create data sheets, manuals and Reports, paper	2 nd Quarter	validations of unity gain buffer. Integration & testing of designed filters in ECG SoC. Redesign/re-layout, GDSII & Documentation	

Year	Quarterly Milestones	Timelines	Outcomes	Responsible Institutions
	Detailed literature review	1st Quarter	Simulated results and verification of functionality	NITTTR, Chandigarh
1 st	Study and Design of latest existing structure of Instrumentation Amplifiers at 180nm	2 nd Quarter	of existing structure of Instrumentation Amplifiers. Post layout verification of	(Participating Institute)
	Simulation and physical design of existing structure of Instrumentation Amplifiers at 180nm	3 rd Quarter	Existing structure with post layout netlist.	

· , · · · · ·			14. ₂		
	Selection of performance parameters and specifications	4 th Quarter			
	Design differential difference amplifier (DDA) using CMOS technology.	1 st Quarter	Bench mark data for comparison.	NITTTR, Chandigarh	
and	Simulation and physical design of existing structure of Instrumentation Amplifiers.	2 nd Quarter	Verification of functionality of DDA Instrumentation Amplifiers.	(Participating Institute)	
2 nd	Design verification of Instrumentation Amplifiers for post layout design	3 rd Quarter	Design of layout of low power Instrumentation Amplifiers structure.		
	Analysis and comparison of extracted data.	4 th Quarter	Parameter extraction for DDA Instrumentation Amplifiers.		
	Modification of circuit to meet the specifications.	1 st Quarter	Verification of functionality of DDA Instrumentation	NITTTR, Chandigarh	
3 rd	Verification of modified Instrumentation Amplifiers for pre and post layout design	2 nd Quarter	Amplifiers. Parameter extraction for Low Power, high gain and CMMR		
	Design check for final DDA Instrumentation Amplifiers.	3 rd Quarter	for modified design of amplifier.		
	Design simulation and analysis	4 th Quarter			
	Comparison and validation of the circuit	1 st Quarter	Data based on analysis of results.	NITTTR, Chandigarh	
4 th	Testing of DDA Instrumentation Amplifiers circuit with external SOC and Analysis of testing data for validation	2 nd Quarter	Data sheet preparation of DDA Instrumentation Amplifiers. Generation of testing data. GDSII.	(Participating Institute)	

Year	Quarterly Milestones	Timelines	Outcomes	Responsible Institutions
	Literature survey	1st Quarter	Verification of functionality of existing structure of ADC.	UIET, Chandigarh (Participating
	Finalize Specification	2 nd Quarter	Post layout verification of	Institute)
1 st	Design of latest existing structure of ADC at 180nm	3 rd Quarter	Existing structure with post layout netlist.	
	Physical design of existing structure of ADC at 180nm	4 th Quarter		
	Preparing the bench-mark data for power dissipation, energy consumption, leakage power dissipation, silicon area etc	1 st Quarter	Bench mark data for comparison, Verification of functionality of low power	UIET, Chandigarh (Participating Institute)
2 nd	Design of proposed low power 10-bit ADC at 180nm technology	2 nd Quarter	ADC. Layout of low power ADC structure.	
1552	Physical design of existing structure of ADC at 180nm	3 rd Quarter	Parameter extraction for power, SNR, leakage, energy consumption.	
	Verification of ADC for post layout design (DRC, LVS, RCX)	4 th Quarter	Consumption	
3 rd	Analysis and comparison of extracted data.	1 st Quarter	Verification of functionality of low power ADC.	UIET, Chandigarh

1.7.	. e	Modification of circuit to meet the specifications.	2 nd Quarter	Verification of functionality of low power ADC.	(Participating Institute)
		Verification of modified ADC for pre and post layout design.	3 rd Quarter	Parameter extraction for power, SNR, leakage, energy consumption. For modified	
		ERC check for final ADC circuit.	4 th Quarter	design of ADC. Layout with ERC check.	
		Monte carlo analysis and Validation of the circuit	1 st Quarter	Graphical analysis of Monte Carlo data.	UIET, Chandigarh (Participating
	4 th	Testing of ADC circuit with external SOC and Analysis of testing data for validation.	2 nd Quarter	Preparation of final data sheet of the low-power 10-bit ADC Generation of testing data. GDSII	Institute)

Year	Quarterly Milestones	Timelines	Outcomes	Responsible Institutions
	Detailed literature review	1st Quarter	Verification of functionality	SLIET, Longowa
	Design of latest existing structure of ADC at 180nm	2 nd Quarter	of existing structure of ADC Post layout verification of Existing structure with post	(Participating Institute)
1 st	Physical design of existing structure of ADC at 180nm	3 rd Quarter	layout netlist. Bench mark data for comparison.	
	Preparing the bench-mark data for power dissipation, energy consumption, leakage power dissipation, silicon area etc.	4 th Quarter	· ·	
	Design of proposed low power 10-bit ADC at 180nm technology.	1 st Quarter	Verification of functionality of low power ADC.	SLIET, Longowa (Participating Institute)
2 nd	Physical design of existing structure of ADC at 180nm.	2 nd Quarter	Layout of low power ADC structure. Parameter extraction for	institute)
2	Verification of ADC for post layout design (DRC, LVS, RCX)	3 rd Quarter	power, SNR, leakage, energy consumption.	
	Analysis and comparison of extracted data.	4 th Quarter		
	Modification of circuit to meet the specifications.	1 st Quarter	Verification of functionality of low power ADC.	SLIET, Longowa (Participating
3 rd	Verification of modified ADC for pre and post layout design	2 nd Quarter	Parameter extraction for power, SNR, leakage, energy consumption. For modified	Institute)*
	ERC check for final ADC circuit	3 rd Quarter	design of ADC. Layout with ERC check and	
	Monte carlo analysis	4 th Quarter	Graphical analysis of Monte Carlo data.	
	Validation of the circuit	1st Quarter	Preparation of final data	SLIET, Longowa
4 th	Testing of ADC circuit with external SOC and Analysis of testing data for validation.	2 nd Quarter	sheet of the low-power 10- bit ADC. Generation of testing data. GDSII.	(Participating Institute)

भारत सरकार Government of India

इलेक्ट्रॉनिकी और सूचना प्रौद्योगिकी मंत्रालय Ministry of Electronics & Information Technology

इलेक्ट्रॉनिक्स निकेतन, 6,सी जी ओ कॉम्पलेक्स, नई दिल्ली-110003 Electronics Niketan, 6, C G O Complex, New Delhi-110003

			website:	www.meny.gov.i
+				

Subjects: Project entitled "Design and Development of System-on-Chip for Single-Lead Wearable Electrocardiogram (ECG) for Medical Devices" being implemented by by C-DAC Mohali, National Institute of Technical Teachers Training and Research (NITTTR) Chandigarh, University Institute of Engineering and Technology (UIET), Panjab University, Chandigarh and Sant Longowal Institute of Engineering & Technology (SLIET), Longowal under Chips to Startup (C2S) Programme.

This is certified that Prof. Surinder Singh, ECE Department, Sant Longowal Institute of Engineering & Technology, Longowal, Sangrur, Punjab is Co-Chief Investigator of project entitled "Design and Development of System-on-Chip for Single-Lead Wearable Electrocardiogram (ECG) for Medical Devices" under the Category-II of Chips to Startup (C2S) Programme with project at a total estimated cost of Rs. 363.32 Lakhs for the period of 3 Years and 6 months. The monitoring and review of the Project will be carried out by MeitY as per administrative approval issued for the project on 19th May 2023.

Hemlota Gupta,

Scientist 'D'

Microelectronics Development Division

R&D in Electronics Group

Ministry of Electronics & Information Technology,

Electronics Niketan, 6 CGO Complex, New Delhi-110003

Tel: 011-24301355(O)

To: Prof. Surinder Singh, Co-Chief Investigator, Dept. of ECE, Sant Longowal Institute of Engineering and Technology (SLIET), Longowal, Punjab- 148106

CC: Prof. Jagpal Singh Ubhi, Chief Investigator, Dept. of ECE, Sant Longowal Institute of Engineering and Technology (SLIET), Longowal, Punjab- 148106





